Designing ultra-low voltage logic | IEEE Conference Publication | IEEE Xplore