By Topic

A robust and compact 65 nm LIF analog neuron for computational purposes

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Joubert, A. ; CEA-LETI, Grenoble, France ; Belhadj, B. ; Heliot, R.

Due to upcoming power and robustness issues related to decananometer silicon technologies, neuromorphic architectures are increasingly meaningful to perform computation on some specific classes of applications such as signal processing. Such architectures require low-power, compact, and robust hardware spiking neurons. We propose an analog implementation in CMOS 65 nm process of a Leaky Integrate-and-Fire Neuron that fulfills all of these requirements. Results show that neuron area is (100 /μm2), and simulated precision under severe process variability is 35 dB. As a consequence, this neuron is well suited for computational purposes.

Published in:

New Circuits and Systems Conference (NEWCAS), 2011 IEEE 9th International

Date of Conference:

26-29 June 2011