By Topic

FPGA controlled cyclo-inverter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Vineeta Agarwal ; Department of Electrical Engineering, MNNIT, Allahabad- 211004, INDIA ; Anshul Agarwal

Cyclo-inverters are ideal for induction heating and melting applications. The direct power conversion in a cyclo-inverter however causes, unfortunately, distortion currents in the input lines and the output circuit. In this paper an attempt has been made to minimize these undesirable components using trapezoidal pulse width modulation technique and implementing it on FPGA. Peripheral input-output and FPGA interfacing has been developed through Xilinx 9.2i to generate Trapezoidal PWM trigger signal for the cyclo-inverter. To relieve the controller from the time consuming computational task of PWM signal generation, Very Hardware Description Language VHDL has been used in Xilinx. The trigger circuit has been tested qualitatively by observing various triggering pulses on Modelsim XE III 6.2g. The operation of proposed system has been found satisfactory.

Published in:

Power Engineering and Optimization Conference (PEOCO), 2011 5th International

Date of Conference:

6-7 June 2011