By Topic

Research on design method of scalable Configurable IP Core

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Lei Li ; ASIC & Systems State Key Lab, Fudan University, Shanghai, China ; Jian Wang ; Yuan Wang ; Jinmei Lai

Aiming at improving the flexibility and reducing the cost of SOC system design, the design of configurable IP core is prerequisite. In this paper, we mainly design a scalable configurable IP core and its configurable interface circuit. We call it FDP (FuDan Programmable) Configurable IP Core. This IP Core meets the requirement of configuration and scalability. Based on FDP Configurable IP Core, we successfully embed it into SOC to realize the application of Evolvable Hardware. Meanwhile, in order to reduce the reconfiguration time and enhance the performance of the whole system, we adopt several methods such as pre-reading configuration and compression of configuration bit stream, to implement the hardware reconfiguration and realize the function effectively. Experimental results initially validate the feasibility and large potential of the embedded scalable Configurable IP Core.

Published in:

Adaptive Hardware and Systems (AHS), 2011 NASA/ESA Conference on

Date of Conference:

6-9 June 2011