By Topic

Power efficient nanophotonic on-chip network for future large scale multiprocessor architectures

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Somayyeh Koohi ; Computer Engineering Department, Sharif University of Technology, Tehran, Iran ; Shaahin Hessabi

This paper proposes new architectures for data and control planes in a nanophotonic networks-on-chip (NoC) with the key advantages of scalability to large scale networks, constant node degree, and simplicity. Moreover, we propose a minimal deterministic routing algorithm for the data network which leads to small and simple photonic switches. Built upon the proposed novel topology, we present a scalable all-optical NoC, referred to as 2D-HERT, which offers passive routing of optical data streams based on their wavelengths. Utilizing wavelength routing method, Wavelength Division Multiplexing (WDM) technique, and a new all-optical control architecture, our proposed optical NoC eliminates the need for optical resource reservation at the intermediate nodes and the corresponding latency and area overheads. We compare performance of the proposed architecture against electrical NoCs and alternative all-optical architectures under various synthetic traffic patterns. Averaging through different traffic patterns, 2D-HERT architecture reduces data transmission delay by 18%, 4%, and 70% and achieves average per-packet power reduction of 53%, 45%, and 95% over optical crossbar, λ-router, and electrical Torus, respectively.

Published in:

2011 IEEE/ACM International Symposium on Nanoscale Architectures

Date of Conference:

8-9 June 2011