By Topic

Design of 24-GHz High-Gain Receiver Front-End Utilizing ESD-Split Input Matching Network

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Hongrui Wang ; Institute of Microelectronics, Tsinghua University, Beijing, China ; Lei Zhang ; Li Zhang ; Yan Wang
more authors

This brief presents an electrostatic discharge (ESD)-protected receiver front-end for wireless communications around 24 GHz. A Π-type input matching network incorporating two split ESD capacitances and an on-chip inductor is constructed to realize the source impedance transformation for high gain, good input matching, and only slightly degraded noise figure (NF). The measured results show that the front-end has an input return loss of less than -12 dB, a 36-dB voltage gain, a 6.8-dB NF, and a 2-dBm output CP1dB. The chip, fabricated in 0.13-μm RF CMOS process, has a protection level equivalent to ±2-kV human body model ESD and consumes 40 mA from a 1.2-V supply with a total area of 1 × 0.8 mm2.

Published in:

IEEE Transactions on Circuits and Systems II: Express Briefs  (Volume:58 ,  Issue: 8 )