Referenced Items are not available for this document.
This paper presents a study of cache hashing functions for micro-parallel processors (e.g., superpipeline and super-scalar processors). Several novel cache hashing functions are experimented. Our simulation results show that an unconventional cache hashing function applied on a direct-mapped cache results in hit rates as good as a two-way set associative cache with traditional mapping, while the cache hit times are as fast as a direct-mapped cache with traditional mapping
Published in:
Parallel and Distributed Systems, 1994. International Conference on
Date of Conference: 19-22 Dec 1994
- Page(s):
- 530 - 535
- Meeting Date :
- 19 Dec 1994-21 Dec 1994
- Print ISBN:
- 0-8186-6555-6
- INSPEC Accession Number:
- 4864738
- Conference Location :
- Hsinchu
- Digital Object Identifier :
- 10.1109/ICPADS.1994.590367
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
