Cart (Loading....) | Create Account
Close category search window
 

Failure modes and effects analysis (FMEA) system deployment in a semiconductor manufacturing environment

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Whitcomb, R. ; Nat. Semicond. Corp., South Portland, ME, USA ; Rioux, M.

Failure Modes and Effects Analysis (FMEA) is a systematic, learning retention vehicle originally developed by Ford Motor Company in the 1970s to aid the engineer in assessing potential failure modes and design in risk prevention measures for the automotive industry. This same approach can be applied, in much the same fashion, to the semiconductor manufacturing industry and result in retained learnings and a ranked priority of fab and die yield improvement activities. The FMEA system, as it is being applied to a National Semiconductor fab consists of a series of information templates that properly documents relevant information for each major processing step of each major process technology. This paper describes this FMEA system as it has been modified for use by National Semiconductor. The FMEA information template is detailed and the development and implementation approach on several of National Semiconductors major process technology flows is reviewed. The fit of the FMEA tool in the total process control scheme is discussed. In addition, specific examples of completed FMEAs for specific fabrication processing steps are presented along with actions taken to minimize calculated risk factors

Published in:

Advanced Semiconductor Manufacturing Conference and Workshop. 1994 IEEE/SEMI

Date of Conference:

14-16 Nov 1994

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.