By Topic

Timing analysis for extended burst-mode circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
S. Chakraborty ; Comput. Syst. Lab., Stanford Univ., CA, USA ; D. L. Dill ; K. Y. Yun ; Kun-Yung Chang

We describe an efficient timing analysis technique for extended burst-mode circuits implemented according to the 3D design style. Gate-level 3D circuits with uncertain component delays are analyzed, and safe bounds on timing constraints for correct circuit operation are computed. We employ two passes of multi-valued logic simulation to precisely identify gates where timing constraint violations manifest themselves. Signal propagation delay bounds from the primary inputs to these gates are then used to compute global timing constraints for correct circuit operation. Timing constraints identified by our tool represent conservative approximations to the true timing requirements in the worst-case. In practice, our results are accurate on almost all of the 3D benchmarks we have experimented with

Published in:

Advanced Research in Asynchronous Circuits and Systems, 1997. Proceedings., Third International Symposium on

Date of Conference:

7-10 Apr 1997