By Topic

Automatic synthesis of an 8-bit CPU with 100% on-line error detection capability

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
T. Markas ; Data Commun. Technol., Research Triangle Park, NC, USA ; E. Edwards ; S. Wang ; J. Medero
more authors

This paper presents the use of a CAD system that allows the automatic synthesis of integrated circuits with on-line, 100% error detection capability. An 8-bit CPU serves as a benchmark to demonstrate the circuit technology used to automatically synthesize this type of circuit. The paper presents results on the actual design of the benchmark circuit and the use of the CAD system that made the design possible

Published in:

Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International Conference on  (Volume:2 )

Date of Conference:

13-16 Oct 1996