By Topic

Design and implementation of a CMOS operational amplifier architecture with dual common-mode feedback loop

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Papananos, Y. ; Div. of Comput. Sci., Athens Nat. Tech. Univ., Greece ; Tsividis, Y.

In this paper, the design and VLSI implementation of a fully balanced op amp in CMOS technology is presented. The op amp uses a dual common-mode (CM) feedback loop architecture which is compared to a single CM feedback loop techniques. Experimental measurements on the fabricated chip are presented

Published in:

Electronics, Circuits, and Systems, 1996. ICECS '96., Proceedings of the Third IEEE International Conference on  (Volume:2 )

Date of Conference:

13-16 Oct 1996