By Topic

An ovenview of SBU (Sequential Build-Up)/Microvia technologies?

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
I. Ho ; Cibe. Geigy Corp.

Driven primarily by portable computers and wireless communications, today's electronics continuously demands smaller, lighter, faster and yet lower cost packaging. In order to support future needs, PWBs are expected to accommodate high I/O fine-pitch devices as well as small foot-print area-array packages such as chip-size packages (CSP), flip-chip attach (FCA) and direct-chip attach (DCA). Furthermore, the laminate-based substrates will also be used for IC packaging, replacing costly ceramic-based substrates. Providing high-density interconnection (HDI) with blind/buried vias at low cost, SBU technology has overcome the cost issues associated with small hole drilling and sequential lamination. Furthermore, the technology holds promise in reducing layer count and board size and allows greater packaging efficiency. In the last two years, the technology has drawn heavy attention from OEMs and PWB manufacturers worldwide. Many process alternatives are under development. Although the technology is at its infancy, leading processes are emerging

Published in:

Advanced Packaging Materials. Proceedings., 3rd International Symposium on

Date of Conference:

9-12 Mar 1997