By Topic

A 10B 200MHz pipeline ADC with minimal feedback penalty and 0.35pJ/conversion-step

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Gang Chen ; Department of Electrical and Computer Engineering, University of New Hampshire, Durham, 03824, USA ; Yifei Luo ; Jiayin Tian ; Kuan Zhou

A 200MHz 10-bit pipeline analog-to-digital converter (ADC) that includes a novel multiplying digital-to-analog converter (MDAC) architecture is presented. The proposed MDAC architecture minimizes the feedback penalty, resulting more than 75% power reduction and 50% output noise reduction than those traditional architectures. The proposed MDAC dramatically reduces the settling time and operates much closer to the unity gain frequency of the amplifier. The proposed 10-bit ADC achieves a peak signal-to-noise-and-distortion-ratio (SNDR) of 55.8dB and this SNDR translates to a figure of merit (FOM) of 0.35pJ/conversion-step. To our best knowledge, this is the minimum power consumption ever reported for pipeline ADCs beyond the 200MHz sampling rate and without complex digital calibration. This design has been implemented with the IBM 90nm CMOS technology. The ADC has a 1.2V power supply and 1.2V peak-to-peak differential input signal.

Published in:

23rd IEEE International SOC Conference

Date of Conference:

27-29 Sept. 2010