By Topic

A DDR3 memory based time interleaving FPGA implementation for ISDB-T standard

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Marchi, E.J. ; Commun. Lab., Nat. Inst. of Ind. Technol., Buenos Aires, Argentina ; Cervetto, M.A. ; Tenorio, M.L.

The ISDB-T standard for digital broadcasting incorporates an extensive signal processing scheme in order to achieve reliable data integrity at the remote receiver. Particularly, the time interleaving stage requires a significant memory depth. Common implementations are often based in single-address access memories, which simplifies the algorithm logic but does not provide a cost-effective solution. This paper presents a DDR3 memory based FPGA implementation of the ISDB-T time interleaving stage. Widely available on the market for a broad type of applications, this kind of memory allows high data throughput and represents a low cost alternative. However, data must comply with a special structure and signalling since the memory access is burst-oriented. Consequently, the complexity is increased. The proposed design is both area-efficient and highly reconfigurable.

Published in:

Programmable Logic (SPL), 2011 VII Southern Conference on

Date of Conference:

13-15 April 2011