By Topic

A CMOS Colpitts VCO Using Negative-Conductance Boosted Technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
To-Po Wang ; Department of Electronic Engineering and Graduate Institute of Computer and Communication Engineering, National Taipei University of Technology, Taipei, Taiwan, R.O.C.

A circuit topology suitable for a low-voltage low-power Colpitts voltage-controlled oscillator (VCO) is presented in this paper. By employing inductors for a negative-conductance boosted structure, the dc power consumption of the Colpitts VCO can be effectively reduced. Based on the proposed architecture, the VCO fabricated in 0.18-μm CMOS exhibits a measured 1.3% tuning range around 30 GHz. Operating at a supply voltage of 1.0 V, the VCO core consumes 2.3-mW dc power, and the measured phase noise is -104.1 dBc/Hz at 1-MHz offset. Compared to the recently published 20 to 30-GHz 0.18-μm CMOS VCOs, this work achieves a reduced supply voltage, minimized dc power consumption, small chip size, superior figure-of-merit (FOM), and better figure-of-merit including the tuning range (FOMT). Formulas for considering the nonlinear characteristics of varactors and active devices are also presented, and the accuracy of predicting the VCO tuning curve is validated by measurement.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:58 ,  Issue: 11 )