Referenced Items are not available for this document.
On a CMP (Chip Multi-Processor) architecture, cache sharing impacts threads non-uniformly, where some threads may be slowed down significantly, while others are not. This may cause severe performance problems such as throughput decreasing, cache thrashing. This paper proposes an architectural support predicting method (ASPM) to predict inter-thread cache contention, and schedules threads based on the results of the predicting on the CMP architecture. The architectural support consists of novel tagging which is remembering each cache line's interval time of reaccessing. The ASPM is very little loss of accuracy basis at low overhead (<;1%). We use this method for CMP scheduling, and find the performance is improving 9% on average.
Published in:
Computer Research and Development (ICCRD), 2011 3rd International Conference on
(Volume:4
)
Date of Conference: 11-13 March 2011
- Page(s):
- 10 - 14
- Print ISBN:
- 978-1-61284-839-6
- INSPEC Accession Number:
- 11975429
- Conference Location :
- Shanghai
- Digital Object Identifier :
- 10.1109/ICCRD.2011.5763842
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
