Referenced Items are not available for this document.
Near threshold computing has recently gained significant interest due to its potential to address the prohibitive increase of power consumption in a wide spectrum of modern VLSI circuits. This tutorial paper starts by reviewing the benefits and challenges of near threshold computing. We focus on the challenge of variability and discuss circuit and architecture solutions tailored to three different circuit fabrics: logic, memory, and clock distribution. Soft-edge clocking, body-biasing, mismatch-tolerant memories, asynchronous operation and low-skew clock networks are presented to mitigate variability in the near threshold VDD regime.
Published in:
Emerging and Selected Topics in Circuits and Systems, IEEE Journal on
(Volume:1
,
Issue:
1
)
Date of Publication: March 2011
- Page(s):
- 42 - 49
- ISSN :
- 2156-3357
- INSPEC Accession Number:
- 12021781
- Digital Object Identifier :
- 10.1109/JETCAS.2011.2135550
- Product Type:
- Journals & Magazines
- Date of Publication :
- 02 May 2011
- Date of Current Version :
- 23 May 2011
- Issue Date :
- March 2011
- Sponsored by :
- IEEE Circuits and Systems Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
