Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Multiple curve presentation and zooming processor using Field Programmable Gate Arrays

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Venkatesan, D. ; Dept. of Electr. & Comput. Eng., Tennessee Technol. Univ., Cookeville, TN, USA ; Elkeelany, O.

This paper presents the design and implementation of a hardware graphical display custom processor for generating and manipulating plots based on a given set of time varying input signals. The paper primarily focuses on the design to generate plots of two sampled sine waves of 5 KHz and 10 KHz respectively, along with horizontal and vertical axes with proper scaling. This was achieved by designing the custom processor in Verilog HDL. A provision is made such that the plots can be zoomed horizontally and vertically, independent of each other. There are two levels of zooming provided for each signal plot, both horizontal and vertical zooming. A legend box at the top right corner of the screen was included to provide the scale details of both horizontal and vertical axes, at any level of zooming. The display of the signal plots and the different levels of zooming are controlled by switches of the Field Programmable Gate Array (FPGA) DE2 development board. The proposed design gives a compromise solution for flexibility and reconfigurability at the hardware level.

Published in:

Southeastcon, 2011 Proceedings of IEEE

Date of Conference:

17-20 March 2011