By Topic

System Level Receiver Design for Minimum Sensitivity to Process Variations

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Pooyan Sakian ; Eindhoven Univ. of Technol., Eindhoven, Netherlands ; Reza Mahmoudi ; Arthur H. M. van Roermund

A system-level design methodology is proposed to reduce the sensitivity of an integrated zero-IF receiver, including the analog-to-digital converter, to performance variations of its components due to process spreading. Describing each stage of the receiver by three parameters of voltage gain, noise, and nonlinearity, whose variations represent all lower-level sources of variability, the sensitivity of the overall performance to the variations of these parameters is calculated. Three design approaches are proposed, analyzed, and compared for reducing these sensitivities. Statistical and corner simulations are performed to confirm the validity of the proposed guidelines showing significant improvement in the yield of the designs.

Published in:

IEEE Transactions on Circuits and Systems I: Regular Papers  (Volume:58 ,  Issue: 10 )