Referenced Items are not available for this document.
An 8-ns serial access time has been realized in a 4-Mb static RAM with newly proposed circuits (hierarchical shift registers and look-ahead circuits) which can access up to 4 Mb. This memory realizes a 125-MHz fast serial READ/WRITE operation suitable for ultra-high-speed memory systems such as image-processing systems, high-speed testing systems, and supercomputers. This function is also beneficial for reducing the testing time of the RAM
Published in:
VLSI Circuits, 1990. Digest of Technical Papers., 1990 Symposium on
Date of Conference: 7-9 June 1990
- Page(s):
- 51 - 52
- INSPEC Accession Number:
- 3887450
- Conference Location :
- Honolulu, Hawaii, USA
- Digital Object Identifier :
- 10.1109/VLSIC.1990.111090
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
