A 2 ns 16 K ECL RAM with reduced word line voltage swing

A reduced word line voltage swing circuit is proposed in order to achieve high-speed ECL (emitter coupled logic) RAMs. This makes the word line voltage swing small without any sacrifice of the write operation, and allows 25% faster read operation to be obtained. In the circuit, large
I
_SR
and small reverse mode current gain are required for the fast write operation