By Topic

The effect of dielectric relaxation on charge-redistribution A/D converters

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

The authors examine the extent to which dielectric relaxation in typical monolithic capacitors degrades the performance of charge-redistribution analog-to-digital (A/D) converters. They present experimental device data from a monolithic capacitor test circuit, describe an empirical capacitor model fit to the measurements, and compare simulated A/D system errors with those observed in a monolithic, 10-b, 3.3-μs A/D converter. It is believed that these techniques for modeling and predicting A/D converter errors will play an important role in making appropriate technology decisions and in guiding system and circuit design of high-precision monolithic converters of the future

Published in:

VLSI Circuits, 1990. Digest of Technical Papers., 1990 Symposium on

Date of Conference:

7-9 June 1990