By Topic

Power and variability aware design of SRAM using carbon nanotube field effect transistor

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Islam, A. ; Dept. of Electron. & Commun. Eng., Birla Inst. of Technol., Ranchi, India ; Hasan, M.

This paper proposes a low-power variation - immune dual-threshold voltage CNFET-based 7T SRAM cell. The proposed CNFET-based 7T SRAM cell offers ~1.2× improvement in standby power, ~1.3× improvement in read delay, ~1.1× improvement in write delay. It offers tighter spread in write access time (1.4× @ OEP (optimum energy point) and 1.2× @ VDD=1 V). It features 56.3% improvement in hold static noise margin and 40% improvement in read static noise margin. All the simulation measurements are taken at proposed OEP decided by the optimum results obtained after extensive simulation on HSPICE environment.

Published in:

India Conference (INDICON), 2010 Annual IEEE

Date of Conference:

17-19 Dec. 2010