By Topic

Irreversible bit erasures in binary adders

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ismo Hänninen ; Department of Computer Systems, Tampere University of Technology, Finland ; Jarmo Takala

The ultra-high density integrated circuits based on nanodevices will suffer from heat dissipation due to irreversible information erasure, limiting the reachable operating frequencies. This paper studies the amount of logical bits lost in standard binary adder structures, which are shown to be sub-optimal when compared with the theoretical limit. The analysis covers the pipelined ripple carry adder, the carry lookahead adder, and the conditional sum adder proposed for quantum-dot cellular automata implementation. The study focuses on majority logic circuits, available also in many other technologies.

Published in:

Nanotechnology (IEEE-NANO), 2010 10th IEEE Conference on

Date of Conference:

17-20 Aug. 2010