By Topic

Comparison of two SRAM matrix leakage reduction techniques in 45nm technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sarfraz, K. ; Dept. of Electr. Eng., Lahore Univ. of Manage. Sci. (LUMS), Lahore, Pakistan

As a consequence of technology shrinking, leakage current has become a significant contributor to the overall power dissipation of embedded memories. In this paper, we compare design trade-offs of two leakage reduction techniques, namely the diode clamp scheme and the replica cell biasing scheme. We show how the two techniques compare using a 1V, 900MHz, 1k × 32b reference SRAM in 45nm technology with a data retention voltage of 0.5V, which employs no leakage reduction scheme. The performance comparison is presented over an operating temperature range of -40°C to +130°C. We show that the replica cell biasing scheme can achieve 85.9% reduction in leakage current with an estimated gate area overhead of 2.3% plus area of polysilicon resistors (per memory instance) together with a speed reduction of 34.5% under most leaking conditions. The figures are 84.8%, 2.2% and 23.7% respectively for the diode clamp scheme.

Published in:

Microelectronics (ICM), 2010 International Conference on

Date of Conference:

19-22 Dec. 2010