By Topic

Investigating cache parameters and locking in predictable and low power embedded systems

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Abu Asaduzzaman ; Department of Electrical Engineering and Computer Science, Wichita State University, Kansas 67260-0083, USA ; Fadi N. Sibai

We investigate the impact of cache parameters and cache locking on the predictability, power consumption, and performance of real-time embedded systems. We simulate a universally used Pentium-like CPU architecture that has two levels of cache memory hierarchy under two real-time workloads, MPEG-4 and H.264/AVC. Experimental results show that cache locking mechanism (15% CL1 locking was found to be best) added to an optimized cache memory structure is very promising for improving the predictability of embedded systems without any negative impact on the performance and total power consumption. It is also observed that H.264/AVC has a performance advantage over MPEG-4 in smaller caches.

Published in:

2010 International Conference on Microelectronics

Date of Conference:

19-22 Dec. 2010