By Topic

FLYER: fast fault simulation of linear analog circuits using polynomial waveform and perturbed state representation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Variyam, P.N. ; Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA ; Chatterjee, A.

In this paper we propose a methodology for obtaining a closed form expression for the output of a linear analog circuits from its state-space description. Voltage waveforms at all the nodes of the circuit are obtained as polynomials in time. This closed form expressions for the circuit response together with the adjoint network method and sparse matrix techniques enhances fast parallel fault simulation. Experiments indicate that significant speedup of fault simulation over serial fault simulation using HSPICE can be obtained using our approach

Published in:

VLSI Design, 1997. Proceedings., Tenth International Conference on

Date of Conference:

4-7 Jan 1997