By Topic

A study on the performance of serial code on shared memory parallel architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

Highly CPU intensive serial task when run on parallel architecture, OS does the Core switching of the given task. Mainly the task is executed by one core at a time, but both the cores are used for processing when core (currently executing) usage reaches 100%. In this scenario OS switches the task between cores. In this paper an attempt has been made to study the time taken to process a segment of serial code along with number of times the task is switched between two cores. Finally linear regression analysis is done on the data to find the influence of core switching on processing time. The study is made on a system having Intel Core 2 Duo with two cores having speed 2.20 GHz and Fedora Core 12.

Published in:

Parallel Distributed and Grid Computing (PDGC), 2010 1st International Conference on

Date of Conference:

28-30 Oct. 2010