By Topic

A time multiplexed programmable array for structured ASIC technology

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Tulbure, T. ; Dept. of Electron. & Comput., Transilvania Univ., Braşov, Romania

This paper describes the architecture of a time-multiplexed Programmable Array Logic (PLA) designed for structured ASIC technology. Time multiplexing is realized by storing sixteen PLA configurations in on-chip memory. This inactive an-chip memory is distributed around the chip allowing single cycle configuration change and it can be accessed either from off-chip or from internal logic. Functional testing proves that the structure can be used to emulate multiple independent, communicating designs in virtual hardware environment. Implementation results on structured ASIC validated the solution from both area and timing perspective.

Published in:

Electronics and Telecommunications (ISETC), 2010 9th International Symposium on

Date of Conference:

11-12 Nov. 2010