By Topic

3D IC infrastructure status and issues

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
E. Jan Vardaman ; TechSearch Int., Inc., Austin, TX, USA

Performance requirements such as increased bandwidth and lower power are driving the adoption of 3D ICs designed with through silicon vias. Many companies and research organizations have described the advantages of stacking chips vertically. There is no question that 3D TSV will be adopted, but the timing for mass production depends on how the cost of the new technology compares with that of existing technologies. As companies move from R&D into production the difficult work begins in addressing the issues of design, thermal management, test, and assembly. Different needs and economic factors determine the timing of adoption in each application. Issues in moving to volume production include the installation and qualification of high-volume 300 mm production lines, assembly and test capability, the availability of TSV interposers, and reliability data. This presentation provides an assessment of the infrastructure for 3D TSV and provides an update on the remaining barriers to adoption.

Published in:

Electronic System-Integration Technology Conference (ESTC), 2010 3rd

Date of Conference:

13-16 Sept. 2010