By Topic

An optimizing compiler method to avoid partial invalid PLC instructions

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Yan Yi ; Institute of Intelligent and Software Technology, Hangzhou Dianzi University, China ; Chen Haidan

A ladder diagram is read from left to right and top to bottom. The complexity and length of the rungs decide scanning time of a ladder diagram. CPU resources are always seriously occupied by useless instructions when PLC control systems are on the run time, which seriously slow down the system responses. In order to solve this problem, a compilation method is proposed to optimize PLC programme to avoid the execution of partially useless instructions. According to the result of experiments, the performance of PLC system is improved by this method, especially for the ladder diagram containing counter or timer function.

Published in:

2010 IEEE International Symposium on Industrial Electronics

Date of Conference:

4-7 July 2010