Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

Impact of PCB via and micro-via structures on component thermal performances

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Monier-Vinard, E. ; Thales Corp. Service, Meudon, France ; Bissuel, V. ; Daniel, O. ; Brizoux, M.
more authors

Due to the packages getting smaller, their power dissipation is henceforth mainly drained through the PCB. Besides the dissipation challenges that are seen today with single-chip components will only be magnified with the extended introduction of multi-chip packaging such as the System in Package devices These high density packages have increased the cooling issues and are demanding more complex board designs to transfer the heat from their chips to the PCB ground planes. To remove the heat more efficiently from the package, via structures are now currently incorporated into the PCB sub layers, which act as the thermal path to the Printed Circuit Board inner traces and power layers. So, to optimize board cooling the designer has now to deal with PCB layer layout with conventional via structures and, in the near future, with the implementation of High Density Interconnection circuit boards and their sophisticated technology. In comparison to the conventional printed circuit technology, HDI will create still denser interconnect substrates, containing multi-level micro-via structures that play a decisive role in the miniaturization of circuit boards and will increase the cooling design complexity. Unfortunately, their Detailed Thermal Modelling remains a great challenge so the "Compact Thermal Model“ defined by the European DELPHI methodology with for end to minimize the size of the numerical models and to preserve a great accuracy for large set of boundary conditions has been investigated to propose a behavioural thermal resistance network dedicated to HDI board. That customized methodology was applied to local via and micro-via structures which have to be tied to emerging component packaging. The first results demonstrate that the coupled CTM of the board and the component offers a real opportunity to take into account more details of local board structure with a very good compliance, better than 95%, to DTM thermal behaviour. The capability, for modelling th- - e thermal behaviour of this more complex devices is established in a work linked with EUREKA project IPITECH an acronym for Innovative PCB Integration Technologies for HDI board in Harsh environment.

Published in:

Thermal Investigations of ICs and Systems (THERMINIC), 2010 16th International Workshop on

Date of Conference:

6-8 Oct. 2010