Scheduled System Maintenance:
On Monday, April 27th, IEEE Xplore will undergo scheduled maintenance from 1:00 PM - 3:00 PM ET (17:00 - 19:00 UTC). No interruption in service is anticipated.
By Topic

A leakage current limited robust SRAM for subthreshold/nearthreshold applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Yang Tongmu ; Coll. of Software Eng., Southeast Univ., Nanjing, China

In this paper, a leakage current limited SRAM bitcell operating in subthreshold/nearthreshold region is demonstrated in IBM 0.13 μm CMOS process. Proposed bitcell exhibits wide hysteresis effect, making the design less vulnerable to process variation. Its hold margin is 30.2% and 18.9% greater than conventional 6T SRAM and referenced SRAM (at 400 mV). At the same times, the SRAM trip point voltage changes according to bitline voltages. Its read margin is 45% and 9% greater than conventional 6T SRAM and referenced SRAM (at 400 mV). Dynamic leakage cut off transistor is utilized to reduce leakage current without inducing dynamic energy penalty. Thus, compared to the referenced 4kb SRAM array, proposed array optimum-energy supply voltage is scaled from 400 mV to 310 mV.

Published in:

Computer Application and System Modeling (ICCASM), 2010 International Conference on  (Volume:9 )

Date of Conference:

22-24 Oct. 2010