By Topic

Digital Signal processing — from simulation to silicon

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
C. R. S. Fludger ; CoreOptics GmbH, Nordostpark 12-14, D-90411 Nuernberg, Germany ; J. C. Geyer ; T. Duthel ; C. Schulien

Optical communications systems at 10, 40 and WOG now use digital signal processing to enhance the signal tolerance against channel impairments such as chromatic dispersion and PMD. The power of digital signal processing is driven by developments in CMOS integration, which push the limits of gate count, feature sizes and development budgets. But what steps are involved in developing a full custom ASIC? What are the pitfalls and challenges? This tutorial outlines the development of an ASIC for a CP-QPSK transponder.

Published in:

36th European Conference and Exhibition on Optical Communication

Date of Conference:

19-23 Sept. 2010