By Topic

Signal integrity analysis of through-silicon via based 3D integrated circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Er-Ping Li ; Electromagnetics and Photonics Dept, A∗STAR Institute of High Performance Computing, Singapore 117528 ; En-Xiao Liu

This paper presents an accurate compact scalable RLCG (Resistance, Inductance, Capacitance, and Conductance) model for electrical modeling of through-silicon vias in 3D IC packaging. Closed-form formulas for R and L are derived by full-wave approach, while C and G are taken from static solutions. The equivalent circuit model can capture almost all the parasitic effects, such as skin, proximity and MOS capacitance effect of through-silicon vias and the effect of lossy silicon. Therefore, it yields accurate results comparable to the full-wave solver.

Published in:

2010 International Symposium on Signals, Systems and Electronics  (Volume:2 )

Date of Conference:

17-20 Sept. 2010