By Topic

Power-efficient variation-aware photonic on-chip network management

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
Moustafa Mohamed ; Electrical, Computer & Energy Engineering Department, University of Colorado at Boulder, CO 80309 ; Zheng Li ; Xi Chen ; Li Shang
more authors

Recent advances in nanophotonic technology have made nanophotonic interconnect an attractive on-chip communication solution for emerging many-core systems. However, fabrication-induced process variation and run-time system thermal effects directly affect nanophotonic device operation, and introduce serious challenges, e.g., signal power loss and crosstalk, to the power, performance and reliability of nanophotonic communication. This article first develops models to characterize nanophotonic process and thermal variation effects. Next, it presents a run-time management solution, an integration of inter-channel hopping, intra-channel wavelength tuning and variation-aware routing. Together, the proposed techniques can optimize the performance and reliability of nanophotonic communication with excellent power efficiency.

Published in:

Low-Power Electronics and Design (ISLPED), 2010 ACM/IEEE International Symposium on

Date of Conference:

18-20 Aug. 2010