By Topic

Research and Design of Plug-Type IP Information Monitoring Equipment Based on Parallel Algorithm

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Zhang Hui-min ; Coll. of Electron. Eng., Dept. of Commun., Chongqing Univ., Chong Qing, China ; Chai Yi ; Zeng Xiao-hong

This paper presents a research and design method of plug-type IP information monitoring equipment based on parallel algorithm. It mainly uses the Ethernet hub and field-programmable gate array (FPGA) technology to implement the detection and management of full-duplex IP datagram. Meanwhile using time interval as a judge to analyze and process IP datagram. By detecting, the device can meet the design requirements, with the characteristic of real-time, not to delay the network speed, not take up IP addresses, and low cost.

Published in:

Internet Technology and Applications, 2010 International Conference on

Date of Conference:

20-22 Aug. 2010