Cart (Loading....) | Create Account
Close category search window
 

High Efficiency WCDMA Power Amplifier With Pulsed Load Modulation (PLM)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shu-Hsien Liao ; Electr. Eng. Dept., Univ. of California at Los Angeles, Los Angeles, CA, USA ; Yuanxun Ethan Wang

Complex non-constant-envelope modulations are often used in wireless communications. A power amplifier (PA) is developed based on the concept of pulsed load modulation (PLM) that can enhance the power efficiency of the PA when the output power is back off from the peak due to modulations. The PLM technique utilizes the time-varying behavior of switched resonators to form an optimal, power dependent load impedance. The switched resonator consists of a balanced pair of switching mode PAs that drive a high-Q bandpass filter. In addition to its efficiency enhancement through PLM, the PA is able to preserve the linearity of complex modulations through the architecture of envelope delta-sigma modulation (EDSM). In this paper, a 1.87 GHz PLM power amplifier is fabricated with a pair of 0.35 μm GaAs pHEMT devices. The duty cycle tests show its significant improvement on power efficiency at different back-off levels over traditional Class-B amplifiers. The PA module is also tested with a single-channel WCDMA signal with peak to average ratio (PAR) of 10.8 dB. It has achieved 39 dBc adjacent channel leakage ratio (ACLR) at 5 MHz offsets without needing additional linearization techniques. The power added efficiency in this case is 43% including the loss of the output filter and 52.6% if the loss of the filter is de-embedded.

Published in:

Solid-State Circuits, IEEE Journal of  (Volume:45 ,  Issue: 10 )

Date of Publication:

Oct. 2010

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.