Referenced Items are not available for this document.
Key elements of systematic yield optimization used for SOI 90, 65 & 45nm microprocessors performing between 1.5 - 5 GHz (Table 1) will be reviewed. A method for isolating, measuring and acting upon systematic yield elements is shown. Models for optimizing performance limited yield and optimizing FET performance for maximum yield are reviewed. Finally, techniques for ship product quality level yield optimization are shown.
Published in:
Advanced Semiconductor Manufacturing Conference (ASMC), 2010 IEEE/SEMI
Date of Conference: 11-13 July 2010
- Page(s):
- 92 - 98
- ISSN :
- 1078-8743
- Print ISBN:
- 978-1-4244-6517-0
- INSPEC Accession Number:
- 11487487
- Conference Location :
- San Francisco, CA
- Digital Object Identifier :
- 10.1109/ASMC.2010.5551429
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
