By Topic

A 0.18-μm CMOS shock wave generator with an on-chip antenna and a digitally programmable delay circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Nguyen Ngoc Mai Khanh ; Graduate School of Engineering, the University of Tokyo, Japan ; Masahiro Sasaki ; Kunihiro Asada ; Taihei Monma

A 9-11-GHz fully integrated shock wave generator using a 0.18-μm CMOS process for in-door active imaging applications is presented. This chip includes an on-chip wideband meandering dipole antenna, a shock wave generator and a 5-bit digitally programmable delay circuit. The pulse generator simulation produces a 0.4-V peak-peak (p-p) pulse amplitude with a 45.86-ps monopulse cycle in simulation. The integrated dipole antenna's bandwidth -10 dB is 25.3 GHz in EMDS, ADS 2008 simulation. A 20-dB standard horn antenna with distance of 38 mm to this chip is used for the measurement. Measurement results show that 9-11-GHz pulse frequency response with 1.1-mVp-p pulse output voltage received from the horn antenna and 3-ps delay control resolution are suitable for fully on-chip pulse beam forming purpose with integrated antenna array.

Published in:

Quality Electronic Design (ASQED), 2010 2nd Asia Symposium on

Date of Conference:

3-4 Aug. 2010