By Topic

Transaction level modeling tradeoff on accuracy and speed: A case study

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Jiao Su ; School of Computer Science and Technology, Tianjin University, China ; Wei Guo ; Jizeng Wei ; Shaofei Shi
more authors

Nowadays, electronic system level (ESL) design has attracted more and more attentions as it could help designers in SoC architecture design and HW/SW co-verification in early design stage hence reducing time-to-market. In this paper we propose a transaction level modeling (TLM) method for architecture design space exploration in ESL design environment. This method offers a modeling and simulation speedup and still provides relatively accurate performance evaluation. As a case study the proposed method has been used to model 32-bit C*CORE CPU and C*Core Local Bus (CLB). In these models a multi-clock triggered wrapper is proposed to meet the cycle accurate requirement,and an index method is used for variable-length opcode decoding. In order to verify the effectiveness of our work, we have built a SoC in ESL design environment. Simulation results show that our method enables efficient and accurate design evaluation in early design phase.

Published in:

Computer Design and Applications (ICCDA), 2010 International Conference on  (Volume:5 )

Date of Conference:

25-27 June 2010