By Topic

Multirate hybrid CT/DT cascade ΣΔ modulators with decreasing OSR of back-end DT stages

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. Gerardo García-Sánchez ; Instituto de Microelectrónica de Sevilla, IMSE-CNM (CSIC/University of Sevilla) C/ Américo Vespucio s/n, 41092, Sevilla, Spain ; José M. de la Rosa

This paper presents novel architectures of multirate hybrid cascade continuous-time/discrete-time ΣΔ modulators that take advantage of the potentially faster operation of the continuous-time part of the circuit, while keep a reduced sampling operation of the back-end discrete-time stages. Compared to conventional multirate ΣΔ modulators, the proposed architectures use a higher sampling rate in the front-end (continuous-time) stage of the modulator, whereas the back-end (discrete-time) stages operate at a lower rate. It is demonstrated that the intrinsic aliasing signal can be cancelled in the digital domain, with no additional analog hardware required. The resulting ΣΔ topologies are potentially faster than conventional multirate ΣΔ modulators, more power efficient than hybrid monorate architectures and more robust than cascade continuous-time implementations. The combination of these features results in a new class of ΣΔ modulators, very suited for the implementation of analog-to-digital converters in the next generation of broadband wireless telecom systems.

Published in:

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

Date of Conference:

May 30 2010-June 2 2010