By Topic

Fine-pitch, cost effective flip chip package development: TAB-BGA

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Soojeoung Park ; Syst. LSI Div., Samsung Electron. Co., Yongin, South Korea ; Sanggui Jo ; Jiyong Park ; Hyonchol Kim
more authors

This paper presents a cost effective fine-pitch flip chip solution to meet the increasing demand for the high performance small form factor packages. Tape Automated Bonding (TAB)-BGA package utilizes thermo-compression to bond a flip chip onto a film based substrate instead of reflow soldering. This approach allows for fine-pitch connection that can save significant substrate area, which can be especially cost effective for some package designs that can reduce the conductive layer count from 2 to 1 [1]. For second level interconnects, typical BGA approach was taken for easy adoption. Successfully implementing TAB-BGA has several technical challenges. Applying underfill under the fine-pitch flip chip without creating voids can be difficult. One way to overcome this challenge is by using no filler underfill and overmold type flip chip; however, that can potentially lead to high water absorption rate and delamination issues. Furthermore, board level reliability, especially temperature cycle, can have high failure rate for this type of single layer package structure [2]. To overcome these challenges, flexible PI film based substrate has been used to reduce the residual stress within the package. In addition, Epoxy Molding Compound (EMC) with low modulus at high temperature and solder resist stress buffer layer have been applied to improve the package and board level reliability.

Published in:

Electronic Components and Technology Conference (ECTC), 2010 Proceedings 60th

Date of Conference:

1-4 June 2010