By Topic

A Fast Settling Dual-Path Fractional- N PLL With Hybrid-Mode Dynamic Bandwidth Control

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Yuanfeng Sun ; Inst. of Microelectron., Tsinghua Univ., Beijing, China ; Xueyi Yu ; Woogeun Rhee ; Dawn Wang
more authors

The dual-path ΔΣ fractional-N PLL provides linear charge pump gain and small VCO gain variation good for digital modulation but suffers from long settling time due to the narrowband coarse-tuning control path. By employing a dynamic gain-bandwidth control scheme for both paths, a high-gain coarse-tuning loop can be utilized for fast settling time. While maintaining a small control voltage range in the loop filter during frequency acquisition, the proposed method makes both coarse-tuning and fine-tuning paths active with compensated open-loop gain design, which results in a smooth transition from transient to normal mode. A 4 GHz dual-path ΔΣ fractional-N synthesizer with the nominal fine-tuning bandwidth of 60 kHz exhibits less than 68 μs transient settling time for 91 MHz frequency step.

Published in:

Microwave and Wireless Components Letters, IEEE  (Volume:20 ,  Issue: 8 )