By Topic

On the adequacy of deriving hardware test data from the behavioral specification

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Al Hayek, G. ; LSR, IMAG, Grenoble, France ; Robach, C.

Up to now, strategies for behavioral fault modeling and testing are based on an adaptation of the gate-level strategies to generate test data at the behavioral level. In other words, they explore the impact of low-level faults on the behavioral fault modeling and detection. In this paper, we explore the dual approach, i.e. the impact of high-level fault detection on gate-level fault detection. Due to the great development of both design automation tools and hardware description languages such as VHDL or VERILOG which allow to specify a hardware system as a software program, behavioral faults are considered as software faults and the mutation-based testing, originally proposed to test software programs, is adapted to generate test data for VHDL descriptions. The generated test set is used to validate the VHDL description, seen as a software program, against (software) design faults as well as its hardware implementation against hardware faults. To validate the approach, the gate-level fault coverage of the generated test set is computed and compared to traditional ATPG's result

Published in:

EUROMICRO 96. Beyond 2000: Hardware and Software Design Strategies., Proceedings of the 22nd EUROMICRO Conference

Date of Conference:

2-5 Sep 1996