Cart (Loading....) | Create Account
Close category search window
 

Packaging alternatives to large silicon chips: tiled silicon on MCM and PWB substrates

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
George, A.G. ; Cornell Univ., Ithaca, NY, USA ; Krusius, J.P. ; Granitz, R.F.

Recent advances in area array chip bonding combined with the availability of high density substrates facilitate novel approaches to partitioning future systems. We examine one such new paradigm here: tiled silicon, in which system integration is achieved by tiling a set of chips together using area bonding on high density substrates rather than by pursuing single chip integration. We simulate the partitioning of large silicon/complementary metal-oxide-semiconductor (Si/CMOS) chips into tiled arrays of silicon chips, including in the analysis wiring lengths, electrical interconnect issues, I/O requirements, including drivers and electrostatic discharge (ESD) protection, wiring capacity, floorplans, wiring demand, escape, manufacturing yield, cost, and other electrical and thermal issues. Partitions are assumed to be interconnected via random logic, bus or memory type net topologies. Our results clearly show that it is possible to effectively tile silicon chips, when they are connected by reduced Rent exponent random logic, buses, or memory type net topologies. Systems with high interconnect demand, and thus little or no functional integration, cannot be tiled because of problems with larger chip real estate for drivers for off-chip lines and off-chip wiring capacity

Published in:

Components, Packaging, and Manufacturing Technology, Part B: Advanced Packaging, IEEE Transactions on  (Volume:19 ,  Issue: 4 )

Date of Publication:

Nov 1996

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.