By Topic

CMOS-based high-density silicon microprobe for stress mapping in intracortical applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Seidl, K. ; Dept. of Microsyst. Eng. (IMTEK), Univ. of Freiburg, Freiburg, Germany ; Lemke, B. ; Ramirez, H. ; Herwik, S.
more authors

This paper reports on a novel CMOS-based silicon microprobe for high-density intracortical stress mapping. In contrast to existing systems, square p-type field effect transistors (FET) with four source/drain contacts (piezo-FETs) are integrated on the slender, needle-like probe shaft. In total, 345 stress sensors are arranged in five columns (x/y-pitch of 51.4/26.6 ¿m) along the 180-¿m-wide shaft. Measuring in-plane normal stress in silicon neural probes is envisioned to avoid probe fracture during insertion and to evaluate the probe deflection caused by brain motion after insertion. The combination with switchable electrodes will enable the simultaneous neural recording of brain activity. The paper presents the probe concept, the post-CMOS fabrication process, the piezo-FET characterization, and measurements demonstrating stress mapping in a brain model.

Published in:

Micro Electro Mechanical Systems (MEMS), 2010 IEEE 23rd International Conference on

Date of Conference:

24-28 Jan. 2010