By Topic

Tagged Repair Techniques for Defect Tolerance in Hybrid Nano/CMOS Architecture

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Srivastava, S. ; Sch. of Electron. & Comput. Sci., Univ. of Southampton, Southampton, UK ; Melouki, A. ; Al-Hashimi, B.M.

We propose two new repair techniques for hybrid nano/CMOS computing architecture with lookup-table-based Boolean logic. Our proposed techniques use tagging mechanism to provide high level of defect tolerance, and we present theoretical equations to predict the repair capability, including an estimate of the repair cost. The repair techniques are efficient in utilization of spare units and capable of targeting up to 20% defect rates, which is higher than recently reported repair techniques.

Published in:

Nanotechnology, IEEE Transactions on  (Volume:10 ,  Issue: 3 )