Referenced Items are not available for this document.
Phase-change may enable continued scaling of main memories, but PCM has higher access latencies, incurs higher power costs, and wears out more quickly than DRAM. This article discusses how to mitigate these limitations through buffer sizing, row caching, write reduction, and wear leveling, to make PCM a viable dream alternative for scalable main memories.
Published in:
Micro, IEEE
(Volume:30
,
Issue:
1
)
Date of Publication: Jan.-Feb. 2010
- Page(s):
- 143
- ISSN :
- 0272-1732
- INSPEC Accession Number:
- 11172115
- Digital Object Identifier :
- 10.1109/MM.2010.24
- Product Type:
- Journals & Magazines
- Date of Current Version :
- 15 March 2010
- Issue Date :
- Jan.-Feb. 2010
- Sponsored by :
- IEEE Computer Society
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
