By Topic

Software architecture and system validation of an open, unified model for accelerated multicore computing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $33
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

7 Author(s)
C. H. Crawford ; IBM Research Division, 5 Bedford Farms Road, Bedford, New Hampshire 03110, USA ; D. J. Burdick ; J. N. Dale ; E. F. Ford
more authors

For systems that use hardware accelerators to combine multicore and multiprocess technology with libraries and computational kernels, the drawbacks are the complexity of the programming model and the corresponding verification of the software and validation of the system performance capabilities. In this paper, we describe a software approach to utilizing the compute power of the Cell Broadband Engine® processor and a cluster composed of x86-64 and IBM PowerXCell™ 8i processors integrated within a single hybrid compute node. We review past approaches to provide motivation for our development of the Data Communication and Synchronization (DaCS) library and Accelerated Library Framework (ALF), which enable developers to create new applications and adapt existing applications to exploit hybrid computing platforms. We follow with examples of porting existing x86-64 processor-based applications to the hybrid cluster platform in order to demonstrate the capabilities of ALF and DaCS and discuss how one application was extended to become a stress and performance test for various system components. Finally, we present the applicability of this programming model, accelerator design, and test architecture to other system architectures, applications, and workload segments.

Note: The Institute of Electrical and Electronics Engineers, Incorporated is distributing this Article with permission of the International Business Machines Corporation (IBM) who is the exclusive owner. The recipient of this Article may not assign, sublicense, lease, rent or otherwise transfer, reproduce, prepare derivative works, publicly display or perform, or distribute the Article.  

Published in:

IBM Journal of Research and Development  (Volume:53 ,  Issue: 5 )